Role: Physical Design-Power Integrity Flow Development Engineer Location: Phoenix, AZ Experience: 9 years Job Description Perform comprehensive power analysis in vector and vector-less modes of ASIC SoC design at different design stages from RTL to gate-level netlist....
Read More