Position: DFT Engineer Location: San Jose, CA / Austin, TX Required Skills: 5+ years of experience of working in DFT. Running MBIST simulations, including gate-level with...
Read More
Position: DFT Engineer Location: San Jose, CA / Austin, TX Required Skills: 5+ years of experience of working in DFT. Running MBIST...
Read More
Acceler8 Talent has recently partnered with a company that is redefining AI hardware, focusing on maximizing performance for large language models (LLMs) like GPT. With a...
Read More
Acceler8 Talent has recently partnered with a company that is redefining AI hardware, focusing on maximizing performance for large...
Read More
DFT Engineer - all levels. A RISC-V start up is looking for DFT Engineers of all levels. We have roles for all levels from Engineer to Senior and through to Lead/Manager...
Read More
DFT Engineer - all levels. A RISC-V start up is looking for DFT Engineers of all levels. We have roles for all levels from Engineer...
Read More
A RISC-V start up is looking for a DFT Verification Engineer who wants to accelerate their career within a hugely accelerating business! My client is circa 400 people...
Read More
A RISC-V start up is looking for a DFT Verification Engineer who wants to accelerate their career within a hugely accelerating...
Read More
Senior ASIC Design Engineer - GenAI Are you interested in joining one of the fastest growing GenAI start ups in the world? The company have recently secured a huge amount...
Read More
Senior ASIC Design Engineer - GenAI Are you interested in joining one of the fastest growing GenAI start ups in the world? The...
Read More
We are looking for Sr. ASIC Design Engineer to join our rapidly growing ASIC design team focused on high performance data center infrastructure ASIC design and SOC...
Read More
We are looking for Sr. ASIC Design Engineer to join our rapidly growing ASIC design team focused on high performance data center...
Read More
Acceler8 Talent has recently partnered with a leading startup specializing in next-generation interconnect technologies designed for the future of HPC and AI applications....
Read More
Acceler8 Talent has recently partnered with a leading startup specializing in next-generation interconnect technologies designed...
Read More
Acceler8 Talent has recently partnered with a leading startup specializing in next-generation interconnect technologies designed for the future of HPC and AI applications....
Read More
Acceler8 Talent has recently partnered with a leading startup specializing in next-generation interconnect technologies designed...
Read More
Logic design /micro-architecture / RTL coding is a must. Expertise in Verilog System Verilog is a must. Experience in Synthesis / Understanding of timing concepts for ASIC...
Read More
Logic design /micro-architecture / RTL coding is a must. Expertise in Verilog System Verilog is a must. Experience in Synthesis /...
Read More
******* WE DO NOT ACCEPT C2C APPLICANTS Job title - Verification Hardware Design Expert/Engineer Location - San Jose (onsite) Our client, a very well-known router and PC...
Read More
******* WE DO NOT ACCEPT C2C APPLICANTS Job title - Verification Hardware Design Expert/Engineer Location - San Jose (onsite) Our...
Read More
Come aboard a pioneering hardware startup in Silicon Valley as a ASIC Design Engineer. The company mission is to revolutionize silicon by crafting Risc-V based computing...
Read More
Come aboard a pioneering hardware startup in Silicon Valley as a ASIC Design Engineer. The company mission is to revolutionize...
Read More
Looking to add DV Engineers in Irvine, San Diego and Santa Clara. On going needs additional 10 engineers in team. Position detail: SOC verification Experience level : 5-20...
Read More
Looking to add DV Engineers in Irvine, San Diego and Santa Clara. On going needs additional 10 engineers in team. Position detail:...
Read More
Title: Design Verification Engineer Location: San Jose, CA, Austin, TX, Phoenix, AZ Duration: 12 Months. Pay Rate: $75 to $80/hr Job Description: Testbench development -...
Read More
Title: Design Verification Engineer Location: San Jose, CA, Austin, TX, Phoenix, AZ Duration: 12 Months. Pay Rate: $75 to $80/hr...
Read More
Qualifications:MS or higher degree in EE, CS or related fields,Experience requirements:Entry level positions: 0-2 years of experienceSenior and above level positions: a...
Read More
Qualifications:MS or higher degree in EE, CS or related fields,Experience requirements:Entry level positions: 0-2 years of...
Read More
Company Description cPacket is a leading provider of comprehensive solutions for high-speed, distributed networks. Their solutions ensure line-speed network monitoring and...
Read More
Company Description cPacket is a leading provider of comprehensive solutions for high-speed, distributed networks. Their solutions...
Read More
Title: Hardware Engineer Location: Mountain View CA Duration: Full Time Position Description: Design of compute PCBs for automotive systems. Work with component suppliers...
Read More
Title: Hardware Engineer Location: Mountain View CA Duration: Full Time Position Description: Design of compute PCBs for automotive...
Read More
We are seeking a highly skilled Silicon Verification Engineer to join our team. The ideal candidate will be responsible for writing Silicon verification tests, running and...
Read More
We are seeking a highly skilled Silicon Verification Engineer to join our team. The ideal candidate will be responsible for writing...
Read More
Life at Capgemini Capgemini supports all aspects of your well-being throughout the changing stages of your life and career. For eligible employees, we offer: Flexible work...
Read More
Life at Capgemini Capgemini supports all aspects of your well-being throughout the changing stages of your life and career. For...
Read More
Job Description Will be working as a member of a cross-geographic pre-silicon verification team to verify a next-generation AI engine. Will be working with the design, and...
Read More
Job Description Will be working as a member of a cross-geographic pre-silicon verification team to verify a next-generation AI...
Read More
Architect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs and mixed signal interfaces. Requires UVM,...
Read More
Architect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs...
Read More