Apple • Cupertino, CA 95015
Job #2642540389
PLL Design Engineer
Santa Clara Valley (Cupertino),California,United States
Hardware
At Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a forward-thinking and especially talented PLL Designer. As a member of our multifaceted group, you will have the rare and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple's customers every day Apple Silicon Engineering is seeking qualified PLL designers to work on the next generation PLLs for Apple's world-leading systems-on-chip (SOCs). You will be part of a growing analog/mixed-signal team involved in design and productization on leading-edge CMOS process technology nodes.
Key Qualifications
Understand system level requirements to create overall PLL specifications.
Create behavioral models of PLL to drive architectural decisions and derive block-level requirements for analog and digital blocks.
Work closely with mask design team to implement layout view of designs.
Complete top-level spice and mixed-mode simulations to validate top-level integration.
Run pre-tapeout verification flows to confirm design meets performance, power, reliability and timing requirements.
Define production/bench-level test plans for post-silicon characterization.
Work with lab engineers in taking lab measurements to validate IP.
Review ATE and lab test results to resolve yield issues and drive bug fixes.
Work with system teams in system bringup and debug.
Hold design reviews of blocks with peers/management to show design meets spec targets and requirements.
Description
The ideal candidate should have proven taking chips to production with experience in the following areas: Dual charge-pump PLL designs, Fractional-N PLLs, spread-spectrum PLLs, Digital PLL techniques, etc. High speed digital circuit design and analysis (e.g., STA, formal verification). Digitally assisted analog circuit and techniques. Good knowledge of band gaps, bias, op-amps, LDOs, feedback and compensation techniques. Experience in VCO design including but not limited to LC VCOs. Lab and ATE test plans and measurement for characterization, and volume production.
Education & Experience
BSEE with minimum 3+ years of industry experience
Additional Requirements
Pay & Benefits
Apple Footer
Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race,color,religion,sex,sexual orientation,gender identity,national origin,disability,Veteran status,or other legally protected characteristics. Learn more about your EEO rights as an applicant (Opens in a new window) .
Apple will not discriminate or retaliate against applicants who inquire about,disclose,or discuss their compensation or that of other applicants. United States Department of Labor. Learn more (Opens in a new window) .
Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you're applying for a position in San Francisco,review the San Francisco Fair Chance Ordinance guidelines (opens in a new window) applicable in your area.
Apple participates in the E-Verify program in certain locations as required by law. Learn more about the E-Verify program (Opens in a new window) .
Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy Learn more (Opens in a new window) .
Apple • Cupertino, CA 95015 • Yesterday
Apple • Cupertino, CA 95015 • Yesterday
Apple • Cupertino, CA 95015 • Yesterday
Apple • Cupertino, CA 95015 • Yesterday
TekWissen • Santa Clara, CA 95053 • Yesterday
Apple, Inc. • Cupertino, CA 95014 • Mar 16
Infobahn SoftWorld Inc • Santa Clara, CA 95053 • Today
Jobot • San Jose, CA 95101 • 3 Days Ago